US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM TDB EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM TDB DERWENT; IBM TDB S3 and ((fault near2 simulat\$3) or (virtual near2 (simulat\$3 or tester)) or "automatic test equipr US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB DERWENT: 18M TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; DERWENT; DERWENT; DERWENT; DERWENT: US-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; EPO; JPO; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; JS-PGPUB; USPAT; JS-PGPUB; USPAT; JS-PGPUB; USPAT; Databases 7/26/05 S1 and (("test bench" with stimulus) or (((DUT or "device under test" or device) near2 model) S1 and (("test bench" with stimulus) or (((DUT or "device under test" or device) near2 model) S3 and ("test bench" with communicat\$3 with (DUT or "device under test" or device)) S1 and (((DUT or "device under test" or device) near2 model) with 'test bench") S7 and ("strobe timing" or opcode or "mixed signal" or "memory content") S3 and (direction\$5 or "pin data" or mask\$3 or cyclize\$1 or comment\$1) S3 and ("strobe timing" or opcode or "mixed signal" or "memory content") S3 and (("data pattern" with generat\$3) or (reusable with "test bench")) S3 and ("test bench" with communicat\$3 with (model or stimulus)) S3 and (automatic\$3 with generat\$3 with (test near2 pattern\$1)) \$46 and ("strobe timing" or "mixed signal" or "memory content") S45 and ("strobe timing" or "mixed signal" or "memory content") (integrated or digital) near2 circuit\$1) with (simulat\$3 or test\$3) **EAST SEARCH** S1 and ((DUT or "device under test" or device) near2 model) (integrated or digital) near2 circuit\$1) with (tester or test\$3) (integrated or digital) near2 circuit\$1) with (tester or test\$3) S3 and (retargettable with (post near2 process\$3)) S3 and (formatted with (pattern near2 file\$1)) S3 and (captur\$3 with (output or simulation)) S45 and ((tester or test\$3) with opcode\$1) S53 and ((tester or test\$3) with opcode\$1) S3 and ("test bench" with communicat\$3) S1 and ("test bench" with stimulus) S3 and (mask\$3 and comment\$1) S1 and ("test bench" with model) S3 and (formatted with pattern) S3 and (post near2 process\$3) S3 and (model with stimulus) S51 or S48 or S50 or S46 S45 and ("test bench") S2 or S6 or S5 or S7 S3 and (cyclize\$1) Search String S3 and (mask\$3) S47 and S49 S47 and S46 34464 66 202 15 885

S32

S30 S31 S11

88

S12 S13 **S14**

42

S50

EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB		•	Abstract														
US-PGPUB; USPAT; EPO; JPO; I US-PGPUB; USPAT; EPO; JPO; I		7/26/05	ssue Date Current OR 20050127 702/122 20040923 713/171 20040422 714/33 20040422 714/33 200301113 714/719 20030424 714/727 20020620 702/185 20041228 714/743 20040608 712/224 20040609 712/224 20040609 712/224 20020910 714/724 20011120 714/724 20010522 714/733 20010513 327/105 20010213 327/105 20000829 712/227 20000808 714/74 320000808 714/74 320000808 714/74 320000808 714/74 320000808 714/74 320000808 714/724 20000808 714/74 320000808 714/74 320000808 714/74 320000808 714/74 320000808 714/74 3														
obe timing" or "mixed signal" or "memory content") obe timing" or "mixed signal" or "memory content") r S54 r S60 or S54 ter or "testing equipment") with opcode\$1)	Alex Koh et al.	EAST SEARCH	Title Method and system for test data capture and compression for electronic device analysis Apparatus for authenticating memory space of an authorized accessory Methods and apparatus for generating functional test programs by traversing a finite state mod Circuit and method for accelerating the test time of a serial access memory device Verification of embedded test structures in circuit designs Electronic device Method for producing test patterns for testing an integrated circuit Secure on inconorincialler architecture High-speed algorithmic pattern generator Microprocessor with branch-decrement instruction that provides a target and conditionally modi Microprocessor with instructions for saturating and packing data Microprocessor with instruction for saturating and dealing data Single platform electronic tester Microprocessor with instruction for forming a mask from one bit Single platform electronic tester Microprocessor with expand instruction for forming a mask from one bit Single platform electronic tester Method and structure for testing embedded cores based system-on-a-chip Built-in self-test controlled by a token network and method System and method for generating test program code simultaneously with data produced by A Analog clock module Integrated circuit tester with disk-based data streaming Apparatus and method for doubling speed of random events generator Instruction processing pattern generator controlling an integrated circuit tester Method for managing an instruction execution pipeline during debugging of a data processing s Asynchronous integrated circuit tester														
	Alex K																
S55 202 S56 15 S57 3 S59 885 S60 42 S58 66 S61 106 S62 4	09/847487		Besults of search set S61: Document Kind Codes Title US 20050021275 A1 Metho US 20040078674 A1 Metho US 20030212935 A1 Circul US 20030212935 A1 Circul US 20030149949 A1 Verific US 20030079496 A1 Metho US 20020163351 A1 Metho US 20020163351 A1 Metho US 20020163351 A1 Metho US 6834338 B1 Micro US 6834338 B1 Micro US 6757819 B1 Micro US 6757819 B1 Micro US 6757819 B1 Micro US 6757819 B1 Micro US 6749741 B1 Single US 667539 B1 Single US 6671797 B1 Micro US 6749741 B1 Single US 6249893 B1 Metho US 6249893 B1 Metho US 6188253 B1 Analo US 6188253 B1 Analo US 6163874 A Appal US 6112298 A Metho US 6112298 A Metho US 6112298 A Metho														

	a pipeline phase 20000627 712/227 ti-word instruction 20000516 712/24			and method 19991102 714/733	nes during debug _ξ 19991019 712/227	19990720 714/738	19990413 714/738	19981117 714/738	hin an integrated · 19981103 714/724	a micro-controller 19981027 714/27	19980908 714/28	19980908 714/738	19980818 712/211	erify hardware im _l 19980630 700/86	19980512 714/718	19980217 714/733	19971014 714/720	19970805 340/870.01	19970617 714/42	scan port 19970422 714/727	19970311 702/117	19970311 340/870.07	integrated circuits 19970121 710/5	19961119 702/119	19950627 714/733	_	or the functional v 19930413 714/739	19921006 324/73.1	19910430 324/73.1	19900612 713/502	19890110 714/30	19880628 712/234	19860909 370/241	19841225 712/227	10820712 711721	- •
Algorithmic pattern generator for integrated circuit tester	Method and apparatus for halting a processor and providing state visibility on a pipeline phase I Resuming normal execution by restoring without refetching instructions in multi-word instruction	Processor test port with scan chains and data streaming	Non-intrusive software breakpoints in a processor instruction execution pipeline	Built-in self-test in a plurality of stages controlled by a token passing network and method	Maintaining synchronism between a processor pipeline and subsystem pipelines during debugg	Integrated circuit tester with cached vector memories	Integrated circuit tester with distributed instruction processing	Dual source data distribution system for integrated circuit tester	Methods and apparatus for electrically verifying a functional unit contained within an integrated	Method and apparatus for pseudo-direct access to embedded memories of a micro-controller	Emulation devices, systems, and methods	Virtual channel data distribution system for integrated circuit tester	Microcode patching apparatus and method	Method and apparatus for generating instruction/data streams employed to verify hardware imp	Method and apparatus for efficient self testing of on-chip memory	On-chip operation for memories	Method and apparatus for efficient self testing of on-chip memory	Missile telemetry data interface circuit	Programmable built-in self-test function for an integrated circuit	Method and apparatus for partial-scan testing of a device using its boundary-scan port	Analog signal monitor circuit and method	Missile telemetry data interface circuit	Method and apparatus for programming embedded memories of a variety of integrated circuits	Serializer circuit for loading and shifting out digitized analog signals	Single-chip microcontroller with efficient peripheral testability	Single chip IC tester architecture	Dynamic process for the generation of biased pseudo-random test patterns for the functional v	System for testing internal nodes in receive and transmit FIFO's	System for testing internal nodes	Method for designing a control sequencer	Microcomputer with self-test of macrocode	Single-chip programmable controller	Programmable testing analyzer	Microcomputer with self-test of microcode	Programmable sequence generator for in-circuit digital testing	COMPLITED OBJECT AND THE AND PROPERTY MEANING WITH A
6092225	US 6065106 A			5978947	5970241			5838694	5831991		5805792	5805610	5796974	5774358	5751729	5719880	5677913	5654698	5640509	5623503		5610598		5576980		5396170	5202889	5153509	5012180	4933897	4797808	4754393	4611320		4339819	115 3648175 A